





## II B. Tech II Semester Regular/Supplementary Examinations, July - 2023

## COMPUTER ORGANIZATION

(Common to CSE(AIML),CSE(AI),CSE(DS),CSE(AIDS),CSD, AIDS &amp; AIML)

Time: 3 hours

Max. Marks: 70

Answer any **FIVE** Questions, each Question from each unitAll Questions carry **Equal** Marks

~~~~~

## UNIT-I

- 1 a) How to find  $r$ 's complement and  $(r-1)$ 's complement of a number? Illustrate the same for  $(563)_8$ . [7M]  
 b) With a neat flow chart, explain the subtraction of two floating point numbers. [7M]

**Or**

- 2 a) Write the differences between RAM and ROM. [7M]  
 b) Explain the sequence of steps to detect an error using Cyclic Redundancy Check with a suitable example. [7M]

## UNIT-II

- 3 a) Mention all Logic micro operations and explain their hardware implementation. [10M]  
 b) Explain the implementation of Circular and Arithmetic shift operations. [4M]

**Or**

- 4 a) Draw the circuit for Arithmetic Logic Shift unit and Explain its operations by giving its function table. [12M]  
 b) What do you mean by Interrupt in Computer architecture? [2M]

## UNIT-III

- 5 List and explain in detail various addressing modes of a computer with example. [14M]

**Or**

- 6 a) Draw the block diagram for RISC processor architecture and explain its instruction set. Also discuss its advantages and disadvantages. [10M]  
 b) Define the terms [4M]  
 i) Control Memory ii) Micro Instruction

## UNIT-IV

- 7 a) What is cache memory? Explain how it enhances speed of accessing data. [7M]  
 b) What is a Virtual Memory? Explain the process of converting virtual addresses to physical addresses with a neat diagram [7M]

**Or**

- 8 a) What is Asynchronous Data Transfer? Explain any one method to achieve the asynchronous way of data transfer. [7M]  
 b) Explain Priority interrupt and Daisy chain interrupt system with necessary diagrams. [7M]

## UNIT-V

- 9 a) List out the benefits of Multiprocessing? Give the important characteristics of multiprocessor systems. [7M]  
 b) Explain the five stages of RISC pipeline. [7M]

**Or**

- 10 a) What is the basic component of a Multi-stage switching network? Explain the structure of 8X8 omega switching network. [7M]  
 b) How does Parallel processing work? Discuss the use cases of Parallel processing. [7M]

## II B. Tech II Semester Regular/Supplementary Examinations, July - 2023

## COMPUTER ORGANIZATION

(Common to CSE(AIML),CSE(AI),CSE(DS),CSE(AIDS),CSD, AIDS &amp; AIML)

Time: 3 hours

Max. Marks: 70

Answer any FIVE Questions, each Question from each unit

All Questions carry Equal Marks

~~~~~

## UNIT-I

- 1 a) Explain in brief about Weighted and Non-Weighted codes with one example each. [7M]  
 b) How to find r's complement and (r-1)'s complement of a number? Illustrate the same for  $(7654)_8$ . [7M]

Or

- 2 a) With an example, explain the CRC code for detecting multiple errors in a message. [7M]  
 b) With a neat flow chart, explain the Floating point Multiplication algorithm with an example. [7M]

## UNIT-II

- 3 a) Explain the hardware implementation of Shift Micro operations. [7M]  
 b) Explain the implementation of Binary Adder and Binary Incrementor. [7M]

Or

- 4 a) Explain the Instruction cycle execution with Interrupts. [7M]  
 b) Enumerate the concept of RTL in detail. [7M]

## UNIT-III

- 5 a) Evaluate the arithmetic statement  $X=(A+B) * (C+D)$  using Three-address, Two-address, One-address and Zero-address instruction formats. [7M]  
 b) Draw the block diagram of Control unit of a basic computer and explain its types. [7M]

Or

- 6 a) Show a possible control sequence for performing the operation MOV R1 R2. [7M]  
 b) Elaborate on RISC. [7M]

## UNIT-IV

- 7 a) What is Cache coherence problem? Explain various ways to resolve the Cache coherence problem. [7M]  
 b) Explain about asynchronous data transfer and asynchronous communication interface. [7M]

Or

- 8 a) Explain in detail about Direct Memory Access in computer system. [7M]  
 b) Distinguish between Programmed I/O and Interrupt driven I/O. [7M]

## UNIT-V

- 9 a) Briefly discuss the types of Interconnection Structures. [7M]  
 b) Explain about Serial and Parallel arbitration logic. [7M]

Or

- 10 a) Explain in detail the types of Parallel Processing. [7M]  
 b) Define pipelining? Explain the structure of pipelining with an example. [7M]

