

## III B. Tech I Semester Supplementary Examinations, May/June -2024 ANALOG ICS AND APPLICATIONS

(Electronics and Communication Engineering)

Time: 3 hours

Max. Marks: 70

# Answer any FIVE Questions ONE Question from Each unit

All Questions Carry Equal Marks

## UNIT-I

- 1. a) What is slew rate? Analyze the causes of slew rate and explain its significance in [7M] applications.
  - b) Draw the functional diagram of LM78XX series fixed voltage regulator and [7M] describe its operation.

#### (OR)

- 2. a) Explain the functions of all the basic building blocks of an op-amp with a neat [7M] diagram.
  - b) What is the principle of switched mode power supplies? Discuss its merits and [7M] demerits.

## UNIT-II

- 3. a) Design a differentiator using op-amp to differentiate an input signal with 1 kHz. [7M] Draw the equivalent circuit.
  - b) Draw the circuit diagram of a logarithmic amplifier using op-amps and explain its [7M] operation.

#### (OR)

- 4. a) Draw the circuit of a voltage to current converter if the load is [7M] (i) floating, and (ii) grounded. Is there any limitation on the size of the load when grounded?
  - b) Explain the operation of a practical sample-and-hold circuit with a neat diagram. [7M] What are its applications?

#### <u>UNIT-III</u>

- 5. a) Design a second-order Butterworth High pass filter with cut-off frequency of 10 [7M] kHz, given that  $2K_1 = 0.765$  and  $2K_2 = 1.848$ .
  - b) Design a wideband bandpass filter with  $f_L = 200$  Hz and  $f_H = 1$  kHz and calculate [7M] the value of Q for the filter.

## (OR)

- 6. a) Design a second order Butterworth high-pass active filter with the following [7M] specifications with the circuit configuration:
  - (i) Voltage gain = 2.5
  - (ii) Cut-off frequency = 5 kHz.
  - b) Given a bandpass filter with lower and higher cut-off frequencies of 50 Hz and 60 [7M] Hz respectively, find its(i) quality factor, (ii) resonant frequency, and (iii) bandwidth.

# UNIT-IV

- 7. a) Design an astable multivibrator to get output wave form at 10 kHz, with a duty [7M] cycle of 75% using 555 IC.
  - b) Discuss the application of PLL IC for frequency multiplication. Differentiate [7M] between frequency multiplication and frequency translation.

#### $(O\overline{R})$

- 8. a) Give the pin configuration of 555 IC and explain its working. [7M]
  - b) Using neat sketches, explain how a PLL can be used as frequency translator. [7M]

1...1.1.1.1.1.111





# UNIT-V

- 9. a) Explain the principle and operation of simultaneous-conversion type analog to [7M] digital converter.
  - b) How many bits are required to design a digital to analog converter that can have a [7M] resolution of 5 mV? The ladder has +8V full scale.

(OR)

- 10. a) Draw the necessary waveforms and explain the working principle of a dual-slope [7M] integrating type ADC. Describe the necessary expression for accumulated counts.
  - b) For a 4-bit R–2R ladder digital to analog converter assume that the full-scale [7M] voltage is 10 V. Calculate the step change in output voltage when the input changes from 1001 to 1110.