SET - 1 Code No: R203105K

III B. Tech I Semester Supplementary Examinations, July -2023 COMPUTER ORGANIZATION AND ARCHITECTURE

(Common to EEE,ECE)

Answer any FIVE Questions ONE Question from Each unit

Time: 3 hours Max. Marks: 70

All Questions Carry Equal Marks **** UNIT-I 1. Make use of Arithmetic to perform $(356)_{10}$ to $(\)_2,(\)_4,(\)_8,(\)_{16}$ & BCD [7M] conversions. b) Perform the following using BCD Arithmetic (8129)10+(8811)10. [7M] 2. Develop AND and OR gates using NAND gates. [7M] a) Simplify the following Boolean function in POS form using b) K-map [7M] $F(A.B.C,D)=\pi M(4,6,10,12,13,15)$ UNIT-II 3.

full Subtractor using Half adders and Half [7M] Implement full adder and Subtractor. Model the 3 X 8 Decoder using 2X4 Decoder b) [7M]

4. Construct D Flip Flop by using SR Flip Flop. a) [7M]

Explain the operation of JK Flip Flop. What is race around condition and [7M] b) suggest a remedy for it.

UNIT-III

5. Discuss the Basic Functional Units of a Computer? [7M] a)

Explain about the Bus structures of computer? b) [7M]

(OR)

6. Write short notes on arithmetic and logic micro operations? a) [7M]

Discuss about the basic instruction types of a computer? b) [7M]

UNIT-IV

7. Explain the concept of the control memory? [7M] a)

b) Draw and Explain the micro programmed control unit? [7M]

(OR)

8. Define the Instruction formats? Explain the types of instruction formats with [7M] a) any examples?

Explain briefly program control unit? b) [7M]

UNIT-V

9. Define the Cache memory? Explain any two mapping techniques of cache [7M] a) memory.

Discuss about the Auxiliary memory? [7M] b)

(OR)

10. Explain the DMA Architecture? a) [7M]

b) Discuss the Asynchronous data transfer modes? [7M]

1 of 1